Implementation of Low Complexity FFT, ADC and DAC Blocks of an OFDM Transmitter Receiver Using Verilog
Alok Joshi, Dewansh Aditya Gupta, Pravriti Jaipuriyar, Journal of Information Processing Systems Vol. 15, No. 3, pp. 670-681, Jun. 2019
https://doi.org/10.3745/JIPS.03.0119
Keywords: ADC, DAC, DFT, FFT, OFDM, Verilog
Fulltext:
Abstract
Statistics
Show / Hide Statistics
Statistics (Cumulative Counts from November 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
Statistics (Cumulative Counts from November 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[APA Style]
Joshi, A., Gupta, D., & Jaipuriyar, P. (2019). Implementation of Low Complexity FFT, ADC and
DAC Blocks of an OFDM Transmitter Receiver
Using Verilog. Journal of Information Processing Systems, 15(3), 670-681. DOI: 10.3745/JIPS.03.0119.
[IEEE Style]
A. Joshi, D. A. Gupta, P. Jaipuriyar, "Implementation of Low Complexity FFT, ADC and
DAC Blocks of an OFDM Transmitter Receiver
Using Verilog," Journal of Information Processing Systems, vol. 15, no. 3, pp. 670-681, 2019. DOI: 10.3745/JIPS.03.0119.
[ACM Style]
Alok Joshi, Dewansh Aditya Gupta, and Pravriti Jaipuriyar. 2019. Implementation of Low Complexity FFT, ADC and
DAC Blocks of an OFDM Transmitter Receiver
Using Verilog. Journal of Information Processing Systems, 15, 3, (2019), 670-681. DOI: 10.3745/JIPS.03.0119.