Design of Cryptographic Hardware Architecture for Mobile Computing


Mooseop Kim, Youngsae Kim, Hyunsook Cho, Journal of Information Processing Systems Vol. 5, No. 4, pp. 187-196, Dec. 2009  

https://doi.org/10.3745/JIPS.2009.5.4.187
Keywords: Trusted Computing, MTM, Cryptographic circuit, RSA, HASH, Mobile Computing
Fulltext:

Abstract

This paper presents compact cryptographic hardware architecture suitable for the Mobile Trusted Module (MTM) that requires low-area and low-power characteristics. The built-in cryptographic engine in the MTM is one of the most important circuit blocks and contributes to the performance of the whole platform because it is used as the key primitive supporting digital signature, platform integrity and command authentication. Unlike personal computers, mobile platforms have very stringent limitations with respect to available power, physical circuit area, and cost. Therefore special architecture and design methods for a compact cryptographic hardware module are required. The proposed cryptographic hardware has a chip area of 38K gates for RSA and 12.4K gates for unified SHA-1 and SHA-256 respectively on a 0.25um CMOS process. The current consumption of the proposed cryptographic hardware consumes at most 3.96mA for RSA and 2.16mA for SHA computations under the 25MHz.


Statistics
Show / Hide Statistics

Statistics (Past 3 Years)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.




Cite this article
[APA Style]
Kim, M., Kim, Y., & Cho, H. (2009). Design of Cryptographic Hardware Architecture for Mobile Computing. Journal of Information Processing Systems, 5(4), 187-196. DOI: 10.3745/JIPS.2009.5.4.187.

[IEEE Style]
M. Kim, Y. Kim, H. Cho, "Design of Cryptographic Hardware Architecture for Mobile Computing," Journal of Information Processing Systems, vol. 5, no. 4, pp. 187-196, 2009. DOI: 10.3745/JIPS.2009.5.4.187.

[ACM Style]
Mooseop Kim, Youngsae Kim, and Hyunsook Cho. 2009. Design of Cryptographic Hardware Architecture for Mobile Computing. Journal of Information Processing Systems, 5, 4, (2009), 187-196. DOI: 10.3745/JIPS.2009.5.4.187.