FPGA Implementation of SC-FDE Timing Synchronization Algorithm

Suyuan Ji, Chao Chen and Yu Zhang
Volume: 15, No: 4, Page: 890 ~ 903, Year: 2019
10.3745/JIPS.04.0127
Keywords: FPGA Implementation, SC-FDE, Timing Synchronization
Full Text:

Abstract
The single carrier frequency domain equalization (SC-FDE) technology is an important part of the broadband wireless access communication system, which can effectively combat the frequency selective fading in the wireless channel. In SC-FDE communication system, the accuracy of timing synchronization directly affects the performance of the SC-FDE system. In this paper, on the basis of Schmidl timing synchronization algorithm a timing synchronization algorithm suitable for FPGA (field programmable gate array) implementation is proposed. In the FPGA implementation of the timing synchronization algorithm, the sliding window accumulation, quantization processing and amplitude reduction techniques are adopted to reduce the complexity in the implementation of FPGA. The simulation results show that the algorithm can effectively realize the timing synchronization function under the condition of reducing computational complexity and hardware overhead.

Article Statistics
Multiple requests among the same broswer session are counted as one view (or download).
If you mouse over a chart, a box will show the data point's value.


Cite this article
IEEE Style
S. Ji, C. Chen and Y. Zhang, "FPGA Implementation of SC-FDE Timing Synchronization Algorithm," Journal of Information Processing Systems, vol. 15, no. 4, pp. 890~903, 2019. DOI: 10.3745/JIPS.04.0127.

ACM Style
Suyuan Ji, Chao Chen, and Yu Zhang. 2019. FPGA Implementation of SC-FDE Timing Synchronization Algorithm, Journal of Information Processing Systems, 15, 4, (2019), 890~903. DOI: 10.3745/JIPS.04.0127.