TBBench: A Micro-Benchmark Suite for Intel Threading Building Blocks


Ami Marowka, Journal of Information Processing Systems Vol. 8, No. 2, pp. 331-346, Apr. 2012  

10.3745/JIPS.2012.8.2.331
Keywords: TBB, Micro-Benchmarks, Multi-Core, Parallel Overhead
Fulltext:

Abstract

Task-based programming is becoming the state-of-the-art method of choice for extracting the desired performance from multi-core chips. It expresses a program in terms of lightweight logical tasks rather than heavyweight threads. Intel Threading Building Blocks (TBB) is a task-based parallel programming paradigm for multi-core processors. The performance gain of this paradigm depends to a great extent on the efficiency of its parallel constructs. The parallel overheads incurred by parallel constructs determine the ability for creating large-scale parallel programs, especially in the case of fine-grain parallelism. This paper presents a study of TBB parallelization overheads. For this purpose, a TBB micro-benchmarks suite called TBBench has been developed. We use TBBench to evaluate the parallelization overheads of TBB on different multi-core machines and different compilers. We report in detail in this paper on the relative overheads and analyze the running results.


Statistics
Show / Hide Statistics

Statistics (Cumulative Counts from November 1st, 2017)
Multiple requests among the same browser session are counted as one view.
If you mouse over a chart, the values of data points will be shown.




Cite this article
[APA Style]
Ami Marowka (2012). TBBench: A Micro-Benchmark Suite for Intel Threading Building Blocks. Journal of Information Processing Systems, 8(2), 331-346. DOI: 10.3745/JIPS.2012.8.2.331.

[IEEE Style]
A. Marowka, "TBBench: A Micro-Benchmark Suite for Intel Threading Building Blocks," Journal of Information Processing Systems, vol. 8, no. 2, pp. 331-346, 2012. DOI: 10.3745/JIPS.2012.8.2.331.

[ACM Style]
Ami Marowka. 2012. TBBench: A Micro-Benchmark Suite for Intel Threading Building Blocks. Journal of Information Processing Systems, 8, 2, (2012), 331-346. DOI: 10.3745/JIPS.2012.8.2.331.